18
18
#include "pcilib.h"
24
#include "ipecamera/model.h"
25
#include "kapture/model.h"
28
pcilib_t *pcilib_open(const char *device, pcilib_model_t model) {
24
static int pcilib_detect_model(pcilib_t *ctx, const char *model) {
27
// Registers & Banks must be copied!
30
// Check for DMA models
31
for (i = 0; pcilib_dma[i].name; i++) {
32
if (!strcasecmp(model, pcilib_dma[i].name))
36
if (pcilib_dma[i].api) {
37
memcpy(&ctx->dma, &pcilib_dma[i], sizeof(pcilib_dma_description_t));
38
ctx->model_info.dma = &ctx->dma;
40
if (pcilib_dma[i].banks)
41
pcilib_add_register_banks(ctx, 0, pcilib_dma[i].banks);
43
if (pcilib_dma[i].registers)
44
pcilib_add_registers(ctx, 0, pcilib_dma[i].registers);
46
if (pcilib_dma[i].engines) {
47
for (j = 0; pcilib_dma[i].engines[j].addr_bits; j++)
48
memcpy(ctx->engines, pcilib_dma[i].engines, j * sizeof(pcilib_dma_engine_description_t));
51
ctx->dma.engines = ctx->engines;
56
// Check for XML models (DMA + XML registers)
58
// Check for specified model
60
// Iterate other all other models
63
// Check for all installed models
64
// memcpy(&ctx->model_info, model, sizeof(pcilib_model_description_t));
65
// how we reconcile the banks from event model and dma description? The banks specified in the DMA description should override corresponding banks of events...
69
return PCILIB_ERROR_NOTFOUND;
71
// Otherwise, simple pci access (all model members are set to NULL)
78
pcilib_t *pcilib_open(const char *device, const char *model) {
29
81
pcilib_t *ctx = malloc(sizeof(pcilib_t));
32
memset(ctx, 0, sizeof(pcilib_t));
84
memset(ctx, 0, sizeof(pcilib_t));
34
86
ctx->handle = open(device, O_RDWR);
35
87
if (ctx->handle < 0) {
36
88
pcilib_error("Error opening device (%s)", device);
41
93
ctx->page_mask = (uintptr_t)-1;
44
if (!model) model = pcilib_get_model(ctx);
46
memcpy(&ctx->model_info, pcilib_model + model, sizeof(pcilib_model_description_t));
48
pcilib_init_event_engine(ctx);
94
ctx->model = model?strdup(model):NULL;
96
ctx->alloc_reg = PCILIB_DEFAULT_REGISTER_SPACE;
97
ctx->registers = (pcilib_register_description_t *)malloc(PCILIB_DEFAULT_REGISTER_SPACE * sizeof(pcilib_register_description_t));
98
/* ctx->banks = (pcilib_register_bank_context_t *)malloc(PCILIB_MAX_BANKS * sizeof(pcilib_register_bank_context_t));
99
ctx->ranges = (pcilib_register_range_t *)malloc(PCILIB_MAX_RANGES * sizeof(pcilib_register_range_t));
103
if ((!ctx->registers)/*||(!ctx->banks)||(!ctx->ranges)*/) {
104
pcilib_error("Error allocating memory for register model");
110
memset(ctx->registers, 0, sizeof(pcilib_register_description_t));
111
memset(ctx->banks, 0, sizeof(pcilib_register_bank_description_t));
112
memset(ctx->ranges, 0, sizeof(pcilib_register_range_t));
114
for (i = 0; pcilib_protocols[i].api; i++);
115
memcpy(ctx->protocols, pcilib_protocols, i * sizeof(pcilib_register_protocol_description_t));
117
ctx->model_info.registers = ctx->registers;
118
ctx->model_info.banks = ctx->banks;
119
ctx->model_info.protocols = ctx->protocols;
120
ctx->model_info.ranges = ctx->ranges;
122
err = pcilib_detect_model(ctx, model);
124
const pcilib_board_info_t *board_info = pcilib_get_board_info(ctx);
126
pcilib_error("Error (%i) configuring model %s (%x:%x)", err, (model?model:""), board_info->vendor_id, board_info->device_id);
128
pcilib_error("Error (%i) configuring model %s", err, (model?model:""));
134
err = pcilib_init_register_banks(ctx);
136
pcilib_error("Error (%i) initializing regiser banks\n", err);
142
err = pcilib_init_event_engine(ctx);
144
pcilib_error("Error (%i) initializing event engine\n", err);
54
pcilib_model_description_t *pcilib_get_model_description(pcilib_t *ctx) {
55
return &ctx->model_info;
58
155
const pcilib_board_info_t *pcilib_get_board_info(pcilib_t *ctx) {
76
172
pcilib_context_t *pcilib_get_implementation_context(pcilib_t *ctx) {
77
173
return ctx->event_ctx;
80
pcilib_model_t pcilib_get_model(pcilib_t *ctx) {
81
if (ctx->model == PCILIB_MODEL_DETECT) {
82
// unsigned short vendor_id;
83
// unsigned short device_id;
85
//return PCILIB_MODEL_PCI;
87
const pcilib_board_info_t *board_info = pcilib_get_board_info(ctx);
88
if (!board_info) return PCILIB_MODEL_PCI;
90
if ((board_info->vendor_id == PCIE_XILINX_VENDOR_ID)&&(board_info->device_id == PCIE_IPECAMERA_DEVICE_ID))
91
ctx->model = PCILIB_MODEL_IPECAMERA;
92
else if ((board_info->vendor_id == PCIE_XILINX_VENDOR_ID)&&(board_info->device_id == PCIE_KAPTURE_DEVICE_ID))
93
ctx->model = PCILIB_MODEL_KAPTURE;
95
ctx->model = PCILIB_MODEL_PCI;
101
177
static pcilib_bar_t pcilib_detect_bar(pcilib_t *ctx, uintptr_t addr, size_t size) {
105
181
const pcilib_board_info_t *board_info = pcilib_get_board_info(ctx);
106
182
if (!board_info) return PCILIB_BAR_INVALID;
108
for (i = 0; i < PCILIB_MAX_BANKS; i++) {
184
for (i = 0; i < PCILIB_MAX_BARS; i++) {
109
185
if (board_info->bar_length[i] > 0) {
110
186
if ((addr >= board_info->bar_start[i])&&((board_info->bar_start[i] + board_info->bar_length[i]) >= (addr + size))) return i;
201
277
pcilib_register_bank_t i;
203
279
if (!ctx->reg_bar_mapped) {
204
pcilib_model_description_t *model_info = pcilib_get_model_description(ctx);
205
pcilib_register_bank_description_t *banks = model_info->banks;
280
const pcilib_model_description_t *model_info = pcilib_get_model_description(ctx);
281
const pcilib_register_bank_description_t *banks = model_info->banks;
207
283
for (i = 0; ((banks)&&(banks[i].access)); i++) {
208
284
// uint32_t buf[2];
306
static void pcilib_unmap_register_space(pcilib_t *ctx) {
307
if (ctx->reg_space) {
308
pcilib_unmap_bar(ctx, ctx->reg_bar, ctx->reg_space);
309
ctx->reg_space = NULL;
313
static void pcilib_unmap_data_space(pcilib_t *ctx) {
314
if (ctx->data_space) {
315
pcilib_unmap_bar(ctx, ctx->data_bar, ctx->data_space);
316
ctx->data_space = NULL;
321
383
char *pcilib_resolve_register_address(pcilib_t *ctx, pcilib_bar_t bar, uintptr_t addr) {
322
384
if (bar == PCILIB_BAR_DETECT) {
323
385
// First checking the default register bar
379
441
void pcilib_close(pcilib_t *ctx) {
383
pcilib_model_description_t *model_info = pcilib_get_model_description(ctx);
384
pcilib_event_api_description_t *eapi = model_info->event_api;
385
pcilib_dma_api_description_t *dapi = model_info->dma_api;
445
const pcilib_model_description_t *model_info = pcilib_get_model_description(ctx);
446
const pcilib_event_api_description_t *eapi = model_info->api;
447
const pcilib_dma_api_description_t *dapi = NULL;
449
if (model_info->dma) dapi = model_info->dma->api;
387
451
if ((eapi)&&(eapi->free)) eapi->free(ctx->event_ctx);
388
452
if ((dapi)&&(dapi->free)) dapi->free(ctx->dma_ctx);
390
if (ctx->model_info.registers != model_info->registers) {
391
free(ctx->model_info.registers);
392
ctx->model_info.registers = pcilib_model[ctx->model].registers;
454
pcilib_free_register_banks(ctx);
395
456
if (ctx->kmem_list) {
396
457
pcilib_warning("Not all kernel buffers are properly cleaned");
399
460
pcilib_free_kernel_memory(ctx, ctx->kmem_list, 0);
403
for (i = 0; i < PCILIB_MAX_BANKS; i++) {
464
for (i = 0; i < PCILIB_MAX_BARS; i++) {
404
465
if (ctx->bar_space[i]) {
405
466
char *ptr = ctx->bar_space[i];
406
467
ctx->bar_space[i] = NULL;
407
468
pcilib_unmap_bar(ctx, i, ptr);
473
free(ctx->registers);
478
if (ctx->handle >= 0)