5
* This is a full rewrite of the pciDriver.
6
* New default is to support kernel 2.6, using kernel 2.6 APIs.
8
* This header defines the interface to the outside world.
11
* $Date: 2008-01-24 14:21:36 $
18
* $Log: not supported by cvs2svn $
19
* Revision 1.5 2008-01-11 10:15:14 marcus
20
* Removed unused interrupt code.
21
* Added intSource to the wait interrupt call.
23
* Revision 1.4 2006/11/17 18:44:42 marcus
24
* Type of SG list can now be selected at runtime. Added type to sglist.
26
* Revision 1.3 2006/11/17 16:23:02 marcus
27
* Added slot number to the PCI info IOctl.
29
* Revision 1.2 2006/11/13 12:29:09 marcus
30
* Added a IOctl call, to confiure the interrupt response. (testing pending).
31
* Basic interrupts are now supported.
33
* Revision 1.1 2006/10/10 14:46:52 marcus
34
* Initial commit of the new pciDriver for kernel 2.6
36
* Revision 1.7 2006/10/06 15:18:06 marcus
37
* Updated PCI info and PCI cmd
39
* Revision 1.6 2006/09/25 16:51:07 marcus
40
* Added PCI config IOctls, and implemented basic mmap functions.
42
* Revision 1.5 2006/09/18 17:13:12 marcus
45
* Revision 1.4 2006/09/15 15:44:41 marcus
48
* Revision 1.3 2006/08/15 11:40:02 marcus
51
* Revision 1.2 2006/08/12 18:28:42 marcus
52
* Sync with the laptop
54
* Revision 1.1 2006/08/11 15:30:46 marcus
55
* Sync with the laptop
59
#include <linux/ioctl.h>
61
/* Possible values for ioctl commands */
64
#define PCIDRIVER_BAR0 0
65
#define PCIDRIVER_BAR1 1
66
#define PCIDRIVER_BAR2 2
67
#define PCIDRIVER_BAR3 3
68
#define PCIDRIVER_BAR4 4
69
#define PCIDRIVER_BAR5 5
71
/* mmap mode of the device */
72
#define PCIDRIVER_MMAP_PCI 0
73
#define PCIDRIVER_MMAP_KMEM 1
75
/* Direction of a DMA operation */
76
#define PCIDRIVER_DMA_BIDIRECTIONAL 0
77
#define PCIDRIVER_DMA_TODEVICE 1
78
#define PCIDRIVER_DMA_FROMDEVICE 2
80
/* Possible sizes in a PCI command */
81
#define PCIDRIVER_PCI_CFG_SZ_BYTE 1
82
#define PCIDRIVER_PCI_CFG_SZ_WORD 2
83
#define PCIDRIVER_PCI_CFG_SZ_DWORD 3
85
/* Possible types of SG lists */
86
#define PCIDRIVER_SG_NONMERGED 0
87
#define PCIDRIVER_SG_MERGED 1
89
/* Maximum number of interrupt sources */
90
#define PCIDRIVER_INT_MAXSOURCES 16
119
kmem_handle_t handle;
130
unsigned int dword; /* not strict C, but if not can have problems */
135
unsigned short vendor_id;
136
unsigned short device_id;
139
unsigned short devfn;
140
unsigned char interrupt_pin;
141
unsigned char interrupt_line;
143
unsigned long bar_start[6];
144
unsigned long bar_length[6];
148
/* ioctl interface */
149
/* See documentation for a detailed usage explanation */
152
* one of the problems of ioctl, is that requires a type definition.
153
* This type is only 8-bits wide, and half-documented in
154
* <linux-src>/Documentation/ioctl-number.txt.
155
* previous SHL -> 'S' definition, conflicts with several devices,
156
* so I changed it to be pci -> 'p', in the range 0xA0-AF
158
#define PCIDRIVER_IOC_MAGIC 'p'
159
#define PCIDRIVER_IOC_BASE 0xA0
161
#define PCIDRIVER_IOC_MMAP_MODE _IO( PCIDRIVER_IOC_MAGIC, PCIDRIVER_IOC_BASE + 0 )
162
#define PCIDRIVER_IOC_MMAP_AREA _IO( PCIDRIVER_IOC_MAGIC, PCIDRIVER_IOC_BASE + 1 )
163
#define PCIDRIVER_IOC_KMEM_ALLOC _IOWR( PCIDRIVER_IOC_MAGIC, PCIDRIVER_IOC_BASE + 2, kmem_handle_t * )
164
#define PCIDRIVER_IOC_KMEM_FREE _IOW( PCIDRIVER_IOC_MAGIC, PCIDRIVER_IOC_BASE + 3, kmem_handle_t * )
165
#define PCIDRIVER_IOC_KMEM_SYNC _IOW( PCIDRIVER_IOC_MAGIC, PCIDRIVER_IOC_BASE + 4, kmem_sync_t * )
166
#define PCIDRIVER_IOC_UMEM_SGMAP _IOWR( PCIDRIVER_IOC_MAGIC, PCIDRIVER_IOC_BASE + 5, umem_handle_t * )
167
#define PCIDRIVER_IOC_UMEM_SGUNMAP _IOW( PCIDRIVER_IOC_MAGIC, PCIDRIVER_IOC_BASE + 6, umem_handle_t * )
168
#define PCIDRIVER_IOC_UMEM_SGGET _IOWR( PCIDRIVER_IOC_MAGIC, PCIDRIVER_IOC_BASE + 7, umem_sglist_t * )
169
#define PCIDRIVER_IOC_UMEM_SYNC _IOW( PCIDRIVER_IOC_MAGIC, PCIDRIVER_IOC_BASE + 8, umem_handle_t * )
170
#define PCIDRIVER_IOC_WAITI _IO( PCIDRIVER_IOC_MAGIC, PCIDRIVER_IOC_BASE + 9 )
172
/* And now, the methods to access the PCI configuration area */
173
#define PCIDRIVER_IOC_PCI_CFG_RD _IOWR( PCIDRIVER_IOC_MAGIC, PCIDRIVER_IOC_BASE + 10, pci_cfg_cmd * )
174
#define PCIDRIVER_IOC_PCI_CFG_WR _IOWR( PCIDRIVER_IOC_MAGIC, PCIDRIVER_IOC_BASE + 11, pci_cfg_cmd * )
175
#define PCIDRIVER_IOC_PCI_INFO _IOWR( PCIDRIVER_IOC_MAGIC, PCIDRIVER_IOC_BASE + 12, pci_board_info * )
177
/* Clear interrupt queues */
178
#define PCIDRIVER_IOC_CLEAR_IOQ _IO( PCIDRIVER_IOC_MAGIC, PCIDRIVER_IOC_BASE + 13 )